We report the growth of InAs 1−x Sb x nanowires (0 ≤ x ≤ 0.15) grown by catalyst-free molecular beam epitaxy on silicon (111) substrates. We observed a sharp decrease of stacking fault density in the InAs 1−x Sb x nanowire crystal structure with increasing antimony content. This decrease leads to a significant increase in the field-effect mobility, this being more than three times greater at room temperature for InAs 0.85 Sb 0.15 nanowires than InAs nanowires. * To whom correspondence should be addressed † London Centre for Nanotechnology, University College London, London WC1H 0AH, United Kingdom ‡ Department of Electronic and Electrical Engineering, University College London, London WC1E 7JE, United Kingdom 1 arXiv:1402.3489v1 [cond-mat.mtrl-sci] 
Semiconductor nanowires are leading candidates for future applications in a wide variety of electronic, photonic and sensing devices. 1,2 III-V compound semiconductor nanowires including InAs 3 and GaN 4, 5 have a number of potential functional advantages over elemental semiconductor nanowires including high mobility and direct bandgap. Furthermore the magnitude of the bandgap can be modulated by exploiting ternary compound semiconductors (such as InAsP 6 and AlGaAs 7 ), allowing the creation of heterostructure nanowires with axially-or radially-modulated electronic properties. Such bandgap engineering is in principle a more powerful tool for nanowire-based devices than thin-film-based devices since the radial relaxation of strain in nanowires allows the growth of heterostructures whose constituent compounds are significantly lattice-mismatched. 8, 9 The growth of compound semiconductor nanowires directly onto single crystal silicon wafers would be advantageous, 10, 11 because (i) it would allow integration of nanowire devices with the established silicon CMOS technology; and (ii) silicon wafers are orders of magnitude cheaper than their compound semiconductor counterparts. Compound semiconductor nanowires are, however, typically grown using the "vapor-liquid-solid" technique in which gold nanoparticle catalysts seed the growth. Gold cannot be combined with silicon since it forms trap states in the silicon bandgap. [12] [13] [14] Nickel has also been used to catalyze InAs nanowire growth on silicon 15 but these nanowires are not functional for direct integration as they grow following random orientations with respect to the substrate. There have therefore been many reports of nanowire growth without the use of heterocatalytic nanoparticle seeds [16] [17] [18] [19] [20] [21] . In the case of the widely-studied narrow-bandgap semiconductor InAs, however, the absence of a heterocatalyst results in the nanowires displaying very high densities of defects including stacking faults, twin boundaries and polytypism, i.e. uncontrolled axial modulation of the crystal structure between the zinc-blende (cubic) and the wurtzite (hexagonal) polytypes of InAs. 17, 21 This in turn leads to an undesirable suppression of the electron mobility. 22 In this letter, we investigate an approach to reduce the defect density in catalyst-free InAs nanowires via the incorporation of antimony during the growth. We report for the first time the growth of catalyst-free InAs 1−x Sb x nanowires (0 ≤ x ≤ 0.15) on silicon. Due to their tunable nar-row band-gap in the mid-infrared spectrum, InAs 1−x Sb x nanowires grown on Si make prime candidates for the fabrication of highly competitive and eco-friendly infrared photodetectors. 23 We quantitatively determine the variations in crystal structure and defect density depending on the antimony incorporation before studying their effect on the nanowire electrical properties. The antimony incorporation suppresses the hexagonal phase and reduces the stacking fault density by up to one order of magnitude. The reduction of the stacking-fault density results in a large increase in the electron mobility above that of pure InAs nanowires. While an enhancement in the mobility of Au-nucleated InAs 1−x Sb x nanowires compared to InAs nanowires has previously been observed, 24 this letter is the first report of the combination of advanced structural and electrical characterizations in gold-free InAs nanowires. By advancing crystal phase control in gold-free nanowires, our work will promote the development of future InAs nanowire-based devices directly integrated with silicon CMOS circuits.
Experimental Details
All InAs 1−x Sb x nanowires were grown on p-type Si (111) substrates without the use of catalysts in a Veeco molecular beam epitaxy (MBE) system equipped with a solid In source and Sb incorporation and structural characterization of InAs 1−x Sb x nanowires High resolution XRD measurements were used to study the solid composition of the InAs 1−x Sb x nanowires. From the angular position of the InAs 1−x Sb x peak, the lattice parameter was calculated by using Bragg's law and the antimony content was subsequently extracted by using Vegard's law. 6,26 2 shows the extracted lattice parameters and antimony content in InAs 1−x Sb x nanowires as a function of the Sb fractional flux for different growth temperatures. We estimate an overall uncertainty of less than 0.01 Å in the estimation of the change in lattice constant accounting for sample misalignment, detector and goniometer resolution and uncertainty in the position of the Bragg peak due to the presence of the short InAs stems. The influence of the two-dimensional layer grown along the nanowires was investigated by removing the nanowires from the samples with sticky tape. The peak intensity obtained for the stripped samples was almost two orders of magnitude lower than the peak obtained in presence of nanowires, therefore allowing us to neglect the presence of the two-dimensional layer for the determination of the nanowire lattice constant. For samples grown at 480°C, the nanowire lattice parameter increases when increasing the Sb fractional flux from 0 to 1.3%. Above 1.3%, the antimony incorporation saturates at around 8.0%. By decreasing the growth temperature to 450°C, a 15.4% incorporation was achieved.
Varying the Sb fractional flux from 1.5% to 28.4% at 450°C led to a significant increase in the antimony incorporation, up to 52%, as seen in 3. However, nanowires become much shorter (∼0.3-0.7 µm) for higher fractional flux. Clusters develop on the substrate until the formation of a bare InAs 0.48 Sb 0.52 film. Antimony atoms diffuse more slowly at 450°C than at 480°C which could favor the development of clusters to the detriment of nanowire growth. Surface preparation of the growth substrate with the patterning of holes in a SiO 2 mask, as commonly used in selective area epitaxy, 27 could be a possible solution to this issue. In order to quantify the distribution of polytypes and defects in the nanowires we have used high resolution TEM. III-V semiconductor nanowires usually crystallize either in the hexagonal wurtzite (WZ) phase or in the cubic zinc-blende (ZB) phase. Other specific polytypes such as 4H and 6H have been reported on rare occasions in nanowires. 28, 29 The zinc-blende structure is composed of interpenetrating face-centered cubic lattices corresponding to the stacking sequence "...ABCABC..." while the wurtzite structure consists of interpenetrating hexagonal lattices with a stacking "...ABAB...". Each letter in this stacking sequence corresponds to a bilayer (i.e. a pair of atomic layers) with vertically stacked group III and V atoms. The planar defects observed in the InAs and InAs 1−x Sb x nanowires can be classified in three main categories: rotational twins, stacking faults (SF) and grain boundaries. 4 details the stacking sequences of all encountered defects depending on the crystal structure. Rotational twins occur when a segment of the structure is rotated by 60°around the <111> growth axis leading to a change in the stacking sequence which becomes a mirror image of the regular lattice. The twin boundary occurs at the interface between the two regions with inverted stacking order. Stacking faults are partial displacements affecting the regular sequence in the stacking of the lattice planes. Intrinsic stacking faults result from a vacant plane while extrinsic stacking faults are due to the insertion of an extra plane in the sequence. In the wurtzite structure, there are two types (I 1 and I 2 ) of intrinsic faults and one type (E) of extrinsic faults. The I 2 and E type faults can be treated as short sequences of cubic stacking with I 2 (i.e. ABCA) and E (i.e. ABCAB) corresponding to four and five cubic bilayers respectively. In the zinc-blende structure, there is one type of intrinsic stacking fault and one type of extrinsic fault . The cubic intrinsic stacking fault corresponds to 4 bilayers of hexagonal stacking. Finally, the grain boundary corresponds to a plane interconnecting two extended segments of single crystal phase, as seen in 4.
Representative TEM images of nanowires with varying Sb content are shown in 5(a-d). The crystal phase content of each group of nanowires was estimated from the observation of the bilayers in the TEM pictures. We follow the metrics proposed by Caroff et al. 30 and consider that at least four consecutive bilayers following the same stacking sequence are required to assign a specific These observations agree with theoretical models 32 and previous works on gold-catalyzed InAs 1−x Sb x nanowires grown by MBE, 33 reporting variations in the structure and defect density as a function of antimony content. The tendency of antimony compound semiconductors to form zinc-blende structure over wurtzite is generally attributed to the low ionicity of the atomic bonds 34, 35 and the growth kinetics. 36 Although twin-free ZB phase has been achieved for antimony content in the 10% range for gold-catalyzed InAs 1−x Sb x nanowires, 33 the self-catalyzed nature of our process might require an higher incorporation to reach the same crystal quality. Plissard et al. 37 reported a twin-free ZB phase in GaAs 0.66 Sb 0.34 segments in GaAs/GaAsSb nanowires grown on silicon via a gold-free process. 
Electrical transport in InAs 1−x Sb x nanowires
Electrical characterizations were performed on the same three groups of InAs 1−x Sb x nanowires and on the pure InAs nanowires for reference. Electrical transport can take place either in the bulk 38 or at the surface in an accumulation layer, 39 and therefore various characteristics of the nanowires, such as resistivity or carrier concentration, scale with the diameter according to the type of transport. 40 Other diameter-dependent parameters include the gate capacitance (which is used to extract parameters from field-effect measurements) and the crystal structure. 1 To isolate the influence of antimony incorporation on the transport properties, we restricted the study to nanowires with diameter between 110 and 120 nm and assumed exclusively bulk conductivity in our calculations. A two-dimensional model was also investigated (not presented here) and gave results very similar to the bulk conductivity model in terms of resistivity, carrier concentration and mobility. Similarly to our previous work, 25 the contact resistance was found to be almost two orders of magnitude lower than the bulk nanowire resistance, for both InAs and InAs 1−x Sb x nanowires, and therefore negligible. The resistivity of the different groups of nanowires was extracted using ρ = πr 2 R/L where r is the nanowire radius, R is the nanowire resistance obtained from two-point measurements and L is the distance between the contacts. As seen in 7, the resistivity of the nanowires significantly decreases upon incorporation of antimony. InAs 0.85 Sb 0.15 nanowires show a resistivity six times smaller than InAs nanowires.
Field-effect measurements were performed to determine the nanowire mobility and carrier concentration. 8(Inset) shows typical I ds vs V ds output characteristic obtained for an InAs 0.92 Sb 0.08 nanowire field-effect transistor at room temperature, with I ds and V ds respectively being the drainsource current and voltage, and V g the back-gate voltage applied through the silicon substrate. The increase of conductivity with the application of a positive gate voltage demonstrates the n-type behavior of the nanowires. All InAs and InAs 1−x Sb x nanowires were found to be n-type. 8 shows 1 Thelander et al. 22 have shown that the dependence of crystal structure upon diameter is much less marked for MBE-grown than MOVPE-grown InAs nanowires. equals (dI ds )/(dV g ) at a constant V ds and L is the length of the channel, i.e. the distance between the contacts. C is the gate-nanowire capacitance which is derived from the metallic cylinder on an infinite plane model:
. 41 Here t ox is the gate oxide thickness, ε r is the relative dielectric constant of the dielectric material and r is the nanowire radius. Details regarding the adjustments to this model to fit semiconductor nanowires can be found in the Supporting Information. The average estimated normalized capacitance was 5.3×10 −11 F.m −1 for the InAs and InAs 1−x Sb x devices. The peak field-effect mobility is obtained from the maximum value of g m with respect to V g . Applying a negative back-gate voltage reduces the number of free carriers in the n-type nanowire channel until it reaches a complete depletion at the pinch-off point. At this point, the induced charge Q is equal to CV th where V th is the threshold voltage extracted from the transfer characteristic. Q represents the charge in the bulk nanowire and is equal to eπr 2 Ln e (once again assuming a bulk conductivity). The carrier concentration n e is therefore estimated by using n e = (CV th )/(eπr 2 L).
Field-effect measurements were performed between 400 and 10 K on the InAs and InAs 1−x Sb x nanowires. The temperature-dependence of the extracted peak field-effect mobility and carrier concentration of individual nanowires is plotted in 9(a) and 9(b) respectively. Following the classic semiconductor behavior, the carrier concentration increases with temperature as the extra thermal energy allows electrons to go to the conduction band. This effect is especially visible for InAs 1−x Sb x nanowires compared to InAs nanowires owing to their reduced band gap. We ob-
serve an approximately linear enhancement in the mobility as the temperature goes down due to reduced phonon scattering. The mobility starts to saturate at lower temperature at which point it becomes limited by scattering events related to the nanowire structure including planar defects. 15 Similar trends have been observed previously in InAs films, 42 InAs nanowires 15 and InAs-InP 43 and InAs-InAlAs 44 core-shell nanowires. as a function of Sb content; (ii) the different electrical properties of the WZ and ZB polytypes of InAs 1−x Sb x ; and (iii) the variation of the planar defect density. It seems unlikely that variation of the intrinsic properties with Sb content have a bearing on the mobility variation in our nanowires since the measured mobilities are two orders of magnitude lower than those of bulk InAs (40000 cm 2 /Vs) and InSb (77000 cm 2 /Vs). 49 In addition the fractional change in mobility as x changes from zero to 0.15 for the nanowires is far greater than that for the corresponding bulk materials. We therefore eliminate the possibility that an intrinsic mechanism could account for the enhancement of mobility with Sb content. From 10(a,ii), the largest difference in the crystal structure polytype is observed between InAs and InAs 0.96 Sb 0.04 nanowires but there is no significant difference in mobility between these two groups of nanowires. Therefore we can eliminate the possibility that different electrical properties of the WZ and ZB types account for the mobility change.
Finally we consider the defect density, meaning twins, grain boundaries and stacking faults. From the combined results presented in 5(f) and 10(a,i), we observe that the mobility of the InAs 1−x Sb x nanowires increases with Sb content despite the increasing number of twin boundaries. This indicates that twins are not especially detrimental to the electron mobility. Grain boundaries are present in only one of the studied groups of nanowires thus we cannot determine how they might affect the mobility. Finally as seen in 10(a,iii), the field-effect mobility increases approximately linearly with the reduction of the stacking fault density. The change in mobility therefore seems to be dominated by the stacking fault density and the length of the domains. A stacking fault can lead to a change of structure with the introduction of short foreign domains (i.e. WZ domains in an overall ZB structure and vice versa), while the structure polytype does not change in the presence of a twin. This is in agreement with Thelander et al., 22 who observed in the context of heterocatalysed InAs nanowires that mixtures of extended wurtzite/zinc-blende segments affect the electrical properties more significantly than isolated twin planes.
These measurements strongly suggest that the mobility enhancement in the nanowires originates from the reduction and stacking fault density and the presence of longer domains, although other parameters not investigated in this work such as the surface roughness 50 could also play a role. Repeated type boundaries in the structure act as scattering sources for the carriers and create a strain in the structure modifying the carrier effective mass and therefore affecting the mobility. 51, 52 Figure 
